patch-1.3.44 linux/include/asm-sparc/contregs.h

• Lines: 85
• Date: Sat Nov 25 04:31:28 1995
• Orig file: v1.3.43/linux/include/asm-sparc/contregs.h
• Orig date: Tue Jun 27 14:11:45 1995

diff -u --recursive --new-file v1.3.43/linux/include/asm-sparc/contregs.h linux/include/asm-sparc/contregs.h
@@ -1,3 +1,4 @@
+/* $Id: contregs.h,v 1.6 1995/11/25 02:31:27 davem Exp $ */
 #ifndef _SPARC_CONTREGS_H
 #define _SPARC_CONTREGS_H
 
@@ -7,43 +8,43 @@
  * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
  */
 
-/* 4 = sun4 (as in sun4 sysmaint student book), c = sun4c (according to davem) */
+/* 4=sun4 (as in sun4 sysmaint student book), c=sun4c (according to davem) */
 
-#define AC_IDPROM     0x00000000    /* 4  ID PROM, R/O, byte, 32 bytes                        */
-#define AC_CONTEXT    0x30000000    /* 4c current mmu-context, handy for invalidate()'s ;-)   */
-#define AC_SENABLE    0x40000000    /* 4c system dvma/cache enable, plus special reset poking */
-#define AC_UDVMA_ENB  0x50000000    /* 4  Not used on Sun boards, byte                        */
-#define AC_BUS_ERROR  0x60000000    /* 4  Cleared on read, byte. Probably same as sun4c.      */
-#define AC_SYNC_ERR   0x60000000    /*  c what type of synchronous memory error happened      */
-#define AC_SYNC_VA    0x60000004    /*  c what virtual address caused the error to occur      */
-#define AC_ASYNC_ERR  0x60000008    /*  c what type of asynchronous mem-error happened        */
-#define AC_ASYNC_VA   0x6000000c    /*  c what virtual address caused the async-err to happen */
-#define AC_LEDS       0x70000000    /* 4  Zero turns on LEDs, byte                            */
-#define AC_CACHETAGS  0x80000000    /* 4c direct access to the VAC cache, unused...           */
-#define AC_CACHEDDATA 0x90000000    /*  c where the actual VAC cached data sits               */
-#define AC_UDVMA_MAP  0xD0000000    /* 4  Not used on Sun boards, byte                        */
-#define AC_VME_VECTOR 0xE0000000    /* 4  For non-Autovector VME, byte                        */
-#define AC_BOOT_SCC   0xF0000000    /* 4  To bypass MMU and access Zilog 8530 on boot. byte.  */
+#define AC_IDPROM     0x00000000    /* 4  ID PROM, R/O, byte, 32 bytes       */
+#define AC_CONTEXT    0x30000000    /* 4c current mmu-context                */
+#define AC_SENABLE    0x40000000    /* 4c system dvma/cache/reset enable reg */
+#define AC_UDVMA_ENB  0x50000000    /* 4  Not used on Sun boards, byte       */
+#define AC_BUS_ERROR  0x60000000    /* 4  Cleared on read, byte.             */
+#define AC_SYNC_ERR   0x60000000    /*  c fault type                         */
+#define AC_SYNC_VA    0x60000004    /*  c fault virtual address              */
+#define AC_ASYNC_ERR  0x60000008    /*  c asynchronous fault type            */
+#define AC_ASYNC_VA   0x6000000c    /*  c async fault virtual address        */
+#define AC_LEDS       0x70000000    /* 4  Zero turns on LEDs, byte           */
+#define AC_CACHETAGS  0x80000000    /* 4c direct access to the VAC tags      */
+#define AC_CACHEDDATA 0x90000000    /*  c direct access to the VAC data      */
+#define AC_UDVMA_MAP  0xD0000000    /* 4  Not used on Sun boards, byte       */
+#define AC_VME_VECTOR 0xE0000000    /* 4  For non-Autovector VME, byte       */
+#define AC_BOOT_SCC   0xF0000000    /* 4  bypass to access Zilog 8530. byte. */
 
-/* SPARCstation-5. I changed Paul's names to the hardware guy's ones. --P3 */
-#define AC_M_PCR      0x0000        /* 5  Processor Control Register */
-#define AC_M_CTPR     0x0100        /* 5  Context Table Pointer Register  */
-#define AC_M_CXR      0x0200        /* 5  Context Register */
-#define AC_M_SFSR     0x0300        /* 5  Synchronous Fault Status Register */
-#define AC_M_SFAR     0x0400        /* 5  Synchronous Fault Address Register */
-#define AC_M_AFSR     0x0500        /* 5  Asynchronous Fault Status Register */
-#define AC_M_AFAR     0x0600        /* 5  Asynchronous Fault Address Register */
-#define AC_M_RESET    0x0700        /* 5  Reset Register  Aieee! */
-#define AC_M_RPR      0x1000        /* 5  Root Pointer Register */
-#define AC_M_TSUTRCR  0x1000        /* 5  TLB Replacement Control Reg on Tsunami */
-#define AC_M_IAPTP    0x1100        /* 5  Instruction Access PTP */
-#define AC_M_DAPTP    0x1200        /* 5  Data Access PTP */
-#define AC_M_ITR      0x1300        /* 5  Index Tag Register */
-#define AC_M_TRCR     0x1400        /* 5  TLB Replacement Control Register */
-
-/* The following are Ross HyperSparc only. */
-#define AC_M_RPR1     0x1500        /* 5  Root Pointer Register (entry 2) */
-#define AC_M_IAPTP1   0x1600        /* 5  Instruction Access PTP (entry 2) */
-#define AC_M_DAPTP1   0x1700        /* 5  Data Access PTP (entry 2) */
+/* s=Swift, h=Ross_HyperSPARC, v=TI_Viking, t=Tsunami, r=Ross_Cypress        */
+#define AC_M_PCR      0x0000        /* shv Processor Control Reg             */
+#define AC_M_CTPR     0x0100        /* shv Context Table Pointer Reg         */
+#define AC_M_CXR      0x0200        /* shv Context Register                  */
+#define AC_M_SFSR     0x0300        /* shv Synchronous Fault Status Reg      */
+#define AC_M_SFAR     0x0400        /* shv Synchronous Fault Address Reg     */
+#define AC_M_AFSR     0x0500        /*  hv Asynchronous Fault Status Reg     */
+#define AC_M_AFAR     0x0600        /*  hv Asynchronous Fault Address Reg    */
+#define AC_M_RESET    0x0700        /*  hv Reset Reg                         */
+#define AC_M_RPR      0x1000        /*  hv Root Pointer Reg                  */
+#define AC_M_TSUTRCR  0x1000        /* s   TLB Replacement Ctrl Reg          */
+#define AC_M_IAPTP    0x1100        /*  hv Instruction Access PTP            */
+#define AC_M_DAPTP    0x1200        /*  hv Data Access PTP                   */
+#define AC_M_ITR      0x1300        /*  hv Index Tag Register                */
+#define AC_M_TRCR     0x1400        /*  hv TLB Replacement Control Reg       */
+#define AC_M_SFSRX    0x1300        /* s   Synch Fault Status Reg prim       */
+#define AC_M_SFARX    0x1400        /* s   Synch Fault Address Reg prim      */
+#define AC_M_RPR1     0x1500        /*  h  Root Pointer Reg (entry 2)        */
+#define AC_M_IAPTP1   0x1600        /*  h  Instruction Access PTP (entry 2)  */
+#define AC_M_DAPTP1   0x1700        /*  h  Data Access PTP (entry 2)         */
 
 #endif /* _SPARC_CONTREGS_H */